-
-
Notifications
You must be signed in to change notification settings - Fork 19
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
TLV320AIC23B is no longer available #174
Comments
This comment was marked as outdated.
This comment was marked as outdated.
This comment was marked as outdated.
This comment was marked as outdated.
This comment was marked as outdated.
This comment was marked as outdated.
This comment was marked as outdated.
This comment was marked as outdated.
This comment was marked as outdated.
This comment was marked as outdated.
This comment was marked as outdated.
This comment was marked as outdated.
This comment was marked as outdated.
This comment was marked as outdated.
This comment was marked as outdated.
This comment was marked as outdated.
This comment was marked as outdated.
This comment was marked as outdated.
This comment was marked as outdated.
This comment was marked as outdated.
This comment was marked as outdated.
This comment was marked as outdated.
This comment was marked as outdated.
This comment was marked as outdated.
This comment was marked as outdated.
This comment was marked as outdated.
Another option is to put the RP2040 into receive-mode. You just massively oversample the BCLK pin, waiting for the transition, and then clock out the DAC bit and clock in the ADC bit, using auto-push/pull on the FIFO. You spin once waiting for LRCLK on start-up to lock yourself to the left/right. This removes the need to find a CODEC with a PLL that can lock to LRCLK without an MCLK. |
TLV320AIC3104TLV320AIC3104 Low-Power Stereo Audio Codec for Portable Audio and Telephony
|
PCM510xAs used on the Pico Explorer board and the Pico VGA demo board. Internal PLL to generate SCK from BCLK - you can just ground the SCK pin and feed it BCLK, LRCLK and DATA. Single analog stereo output, so you'd need a headphone amplifier. PCM5100A, PCM5101A and PCM5102A only differ in SNR - PCM5102A is best. JLCPCB have 4000 in stock at $1.45. PCM1863I2S ADC with internal PLL. Only requires LRCLK and BCLK in, and generates DATA out. Designed to go with PCM5100. Four stereo inputs. PCM1862 same but worse SNR. TSSOP-30. JLCPCB have 4000 in stock at $1.43. Edit: No JLCPCB now have none |
PCM5121Like a PCM5100 but it has I2C volume control. Unfortunately it's not in stock at JLCPCB. |
PCM514xLike a PCM512x but you can program the DSP instead of relying on the ROM routines. $5 at JLCPCB and only low stocks available. |
This comment was marked as outdated.
This comment was marked as outdated.
ALC5616Ultra-Low Power Audio CODEC for Mobile Devices
|
NAU88C22YG24-bit Stereo Audio Codec with Speaker Driver
We can wire the BMC PWM beeper output into the RAUXIN pin, which will then be passed to the built-in loudspeaker drive circuit. So, the unit can do PCM beeps but also play PCM audio over the internal speaker (like a Risc PC). This also means it can chime on start-up like a Macintosh. The MA35D1 board from Nuvoton includes this CODEC, and the user manual has a full schematic including the audio section. |
This comment was marked as outdated.
This comment was marked as outdated.
This comment was marked as outdated.
This comment was marked as outdated.
Stop the press! The PIO at 150 MHz ish is more than fast enough to oversample a 12 MHz BCLK and 48 kHz LRCLK from the CODEC. So I need to start again and stop worrying about PLLs. |
I think the next step is to make a NAU88C22YG break-out board using the schematic from the MA35D1 board as noted above. |
See https://oshwlab.com/Analityk/nau8822, where someone has already made a break-out board. |
TI withdrew the TLV320AIC23B, marking it obsolete. This means JLCPCB no longer stock it.
Specifications included:
Edit: Experiments show the RP2040 can take in a 12 MHz BCLK and 44.1 kHz or 48 kHz LRCLK, meaning any notes below about PLLs or taking in clocks are moot. Anything that can generate a BCLK up to 12 MHz should be fine - higher is untested.
The text was updated successfully, but these errors were encountered: