-
Notifications
You must be signed in to change notification settings - Fork 2
/
risu_arm.c
209 lines (192 loc) · 5.62 KB
/
risu_arm.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
/*******************************************************************************
* Copyright (c) 2010 Linaro Limited
* All rights reserved. This program and the accompanying materials
* are made available under the terms of the Eclipse Public License v1.0
* which accompanies this distribution, and is available at
* http://www.eclipse.org/legal/epl-v10.html
*
* Contributors:
* Peter Maydell (Linaro) - initial implementation
*******************************************************************************/
#include <stdio.h>
#include <ucontext.h>
#include <string.h>
#include "risu.h"
#include "risu_reginfo_arm.h"
struct reginfo master_ri, apprentice_ri;
uint8_t apprentice_memblock[MEMBLOCKLEN];
static int mem_used = 0;
static int packet_mismatch = 0;
int insnsize(ucontext_t *uc)
{
/* Return instruction size in bytes of the
* instruction at PC
*/
if (uc->uc_mcontext.arm_cpsr & 0x20)
{
uint16_t faulting_insn = *((uint16_t*)uc->uc_mcontext.arm_pc);
switch (faulting_insn & 0xF800)
{
case 0xE800:
case 0xF000:
case 0xF800:
/* 32 bit Thumb2 instruction */
return 4;
default:
/* 16 bit Thumb instruction */
return 2;
}
}
/* ARM instruction */
return 4;
}
void advance_pc(void *vuc)
{
ucontext_t *uc = vuc;
uc->uc_mcontext.arm_pc += insnsize(uc);
}
static void set_r0(void *vuc, uint32_t r0)
{
ucontext_t *uc = vuc;
uc->uc_mcontext.arm_r0 = r0;
}
static int get_risuop(uint32_t insn, int isz)
{
/* Return the risuop we have been asked to do
* (or -1 if this was a SIGILL for a non-risuop insn)
*/
uint32_t op = insn & 0xf;
uint32_t key = insn & ~0xf;
uint32_t risukey = (isz == 2) ? 0xdee0 : 0xe7fe5af0;
return (key != risukey) ? -1 : op;
}
int send_register_info(int sock, void *uc)
{
struct reginfo ri;
int op;
reginfo_init(&ri, uc);
op = get_risuop(ri.faulting_insn, ri.faulting_insn_size);
switch (op)
{
case OP_COMPARE:
case OP_TESTEND:
default:
/* Do a simple register compare on (a) explicit request
* (b) end of test (c) a non-risuop UNDEF
*/
return send_data_pkt(sock, &ri, sizeof(ri));
case OP_SETMEMBLOCK:
memblock = (void *)ri.gpreg[0];
break;
case OP_GETMEMBLOCK:
set_r0(uc, ri.gpreg[0] + (uintptr_t)memblock);
break;
case OP_COMPAREMEM:
return send_data_pkt(sock, memblock, MEMBLOCKLEN);
break;
}
return 0;
}
/* Read register info from the socket and compare it with that from the
* ucontext. Return 0 for match, 1 for end-of-test, 2 for mismatch.
* NB: called from a signal handler.
*
* We don't have any kind of identifying info in the incoming data
* that says whether it's register or memory data, so if the two
* sides get out of sync then we will fail obscurely.
*/
int recv_and_compare_register_info(int sock, void *uc)
{
int resp = 0, op;
reginfo_init(&master_ri, uc);
op = get_risuop(master_ri.faulting_insn, master_ri.faulting_insn_size);
switch (op)
{
case OP_COMPARE:
case OP_TESTEND:
default:
/* Do a simple register compare on (a) explicit request
* (b) end of test (c) a non-risuop UNDEF
*/
if (recv_data_pkt(sock, &apprentice_ri, sizeof(apprentice_ri)))
{
packet_mismatch = 1;
resp = 2;
}
else if (memcmp(&master_ri, &apprentice_ri, sizeof(master_ri)) != 0)
{
/* register mismatch */
resp = 2;
}
else if (op == OP_TESTEND)
{
resp = 1;
}
send_response_byte(sock, resp);
break;
case OP_SETMEMBLOCK:
memblock = (void *)master_ri.gpreg[0];
break;
case OP_GETMEMBLOCK:
set_r0(uc, master_ri.gpreg[0] + (uintptr_t)memblock);
break;
case OP_COMPAREMEM:
mem_used = 1;
if (recv_data_pkt(sock, apprentice_memblock, MEMBLOCKLEN))
{
packet_mismatch = 1;
resp = 2;
}
else if (memcmp(memblock, apprentice_memblock, MEMBLOCKLEN) != 0)
{
/* memory mismatch */
resp = 2;
}
send_response_byte(sock, resp);
break;
}
return resp;
}
/* Print a useful report on the status of the last comparison
* done in recv_and_compare_register_info(). This is called on
* exit, so need not restrict itself to signal-safe functions.
* Should return 0 if it was a good match (ie end of test)
* and 1 for a mismatch.
*/
int report_match_status(void)
{
int resp = 0;
fprintf(stderr, "match status...\n");
if (packet_mismatch)
{
fprintf(stderr, "packet mismatch (probably disagreement "
"about UNDEF on load/store)\n");
/* We don't have valid reginfo from the apprentice side
* so stop now rather than printing anything about it.
*/
fprintf(stderr, "master reginfo:\n");
reginfo_dump(&master_ri, stderr);
return 1;
}
if (!reginfo_is_eq(&master_ri, &apprentice_ri))
{
fprintf(stderr, "mismatch on regs!\n");
resp = 1;
}
if (mem_used && memcmp(memblock, &apprentice_memblock, MEMBLOCKLEN) != 0)
{
fprintf(stderr, "mismatch on memory!\n");
resp = 1;
}
if (!resp)
{
fprintf(stderr, "match!\n");
return 0;
}
fprintf(stderr, "master reginfo:\n");
reginfo_dump(&master_ri, stderr);
fprintf(stderr, "apprentice reginfo:\n");
reginfo_dump(&apprentice_ri, stderr);
reginfo_dump_mismatch(&master_ri, &apprentice_ri, stderr);
return resp;
}