Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Data memory mem_rw and mem_val #40

Open
AlefCS opened this issue Sep 6, 2018 · 0 comments
Open

Data memory mem_rw and mem_val #40

AlefCS opened this issue Sep 6, 2018 · 0 comments

Comments

@AlefCS
Copy link

AlefCS commented Sep 6, 2018

Hi, I'm trying to understand riscv-sodor microarchitecture and I have a doubt about the data memory. What are the functions of mem_val and mem_rw input signals?
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
1 participant
@AlefCS