-
Notifications
You must be signed in to change notification settings - Fork 1
/
linker.ld.in
152 lines (128 loc) · 3.49 KB
/
linker.ld.in
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
/*
Linker file used to link the bootloader.
*/
/* Simplified memory map for the bootloader
The main purpose is to make sure the bootloader can load into main memory
without overwriting itself.
*/
#define STACK_SIZE 0x2000 /* 8KB stack */
#define RAM1_SPLIT_DATA 0x20000 /* 128KB of RAM1 used for data */
_heap_end = 0x40000000;
MEMORY
{
/* IRAM0 POOL0, used for PRO CPU cache. */
iram_0_cache_0 (RX) : org = 0x40070000, len = 0x8000
/* IRAM0 POOL1, used for APP CPU cache.
Bootloader runs from here during the final stage of loading the app because
APP CPU is still held in reset, the main app enables APP CPU cache */
iram_0_cache_1 (RX) : org = 0x40078000, len = 0x8000
/* IRAM0 128k */
iram_0 (RX) : org = 0x40080000, len = 0x20000
/* IRAM1 128k */
iram_1 (RX) : org = 0x400A0000, len = 0x20000 - RAM1_SPLIT_DATA
/* IFlash - the offset is for convenience (0x18 byte file header) */
iflash (RX) : org = 0x400D0018, len = 0x330000-0x18
/* DRAM1 128k (= IRAM1, we need to properly split the two) */
dram_1 (RW) : org = 0x3FFE0000, len = RAM1_SPLIT_DATA
/* DRAM2 200k -- static ROM usage at the 178kb mark*/
dram_2 (RW) : org = 0x3FFAE000 + STACK_SIZE, len = 0x2e200 - STACK_SIZE
dram_2_miss (R): org = 0x3FFDC200, len = 0x3e00
/* DFlash */
dflash (R) : org = 0x3F400018, len = 0x400000-0x18
}
/* Default entry point: */
ENTRY(call_start_cpu0);
SECTIONS
{
.iram_loader.text :
{
. = ALIGN (16);
_loader_text_start = ABSOLUTE(.);
*(.stub .gnu.warning .gnu.linkonce.literal.* .gnu.linkonce.t.*.literal .gnu.linkonce.t.*)
*(.iram1 .iram1.*) /* catch stray IRAM_ATTR */
*(.fini.literal)
*(.fini)
*(.gnu.version)
_loader_text_end = ABSOLUTE(.);
} > iram_0_cache_1
.iram.text :
{
. = ALIGN (16);
*(.entry.text)
*(.init.literal)
*(.init)
} > iram_0
/* Shared RAM */
.dram0.bss (NOLOAD) :
{
. = ALIGN (8);
_bss_start = ABSOLUTE(.);
*(.dynsbss)
*(.sbss)
*(.sbss.*)
*(.gnu.linkonce.sb.*)
*(.scommon)
*(.sbss2)
*(.sbss2.*)
*(.gnu.linkonce.sb2.*)
*(.dynbss)
*(.bss)
*(.bss.*)
*(.gnu.linkonce.b.*)
*(COMMON)
. = ALIGN (8);
_bss_end = ABSOLUTE(.);
} >dram_2
.dram0.data :
{
_data_start = ABSOLUTE(.);
*(.data)
*(.data.*)
*(.gnu.linkonce.d.*)
*(.data1)
*(.sdata)
*(.sdata.*)
*(.gnu.linkonce.s.*)
*(.sdata2)
*(.sdata2.*)
*(.gnu.linkonce.s2.*)
*(.jcr)
_data_end = ABSOLUTE(.);
} >dram_2
.dram0.rodata :
{
_rodata_start = ABSOLUTE(.);
*(.rodata)
*(.rodata.*)
*(.gnu.linkonce.r.*)
*(.rodata1)
__XT_EXCEPTION_TABLE_ = ABSOLUTE(.);
*(.xt_except_table)
*(.gcc_except_table)
*(.gnu.linkonce.e.*)
*(.gnu.version_r)
*(.eh_frame)
. = (. + 3) & ~ 3;
_rodata_end = ABSOLUTE(.);
/* Literals are also RO data. */
_lit4_start = ABSOLUTE(.);
*(*.lit4)
*(.lit4.*)
*(.gnu.linkonce.lit4.*)
_lit4_end = ABSOLUTE(.);
. = ALIGN(4);
_heap_start = ABSOLUTE(.);
} >dram_2
.iram.text :
{
_stext = .;
_text_start = ABSOLUTE(.);
*(.literal .text .literal.* .text.* .stub .gnu.warning .gnu.linkonce.literal.* .gnu.linkonce.t.*.literal .gnu.linkonce.t.*)
*(.iram .iram.*) /* catch stray IRAM_ATTR */
*(.fini.literal)
*(.fini)
*(.gnu.version)
_text_end = ABSOLUTE(.);
_etext = .;
} > iram_0
}