Skip to content
View joelquev's full-sized avatar

Block or report joelquev

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
joelquev/README.md

Hi there 👋

joelquev/joelquev is my introduction repository✨✨

I'm a PhD Student working on High-Level Synthesis and Hardware Design, always interested in to hear about projects related to FPGAs, Evolutionary Algorithms and Compilers.

Also, I'm familiar with compiler infrastructures such a LLVM/MLIR and the basics of Linux, TCL and Scripting. I have technical skills in VHDL (Design and Debug using Xilinx Vivado), MATLAB and Python programming. I'm currently exploring UVM for system verification with SystemVerilog.

@joelquev's activity is private